I. INTRODUCTION
Research efforts in the field of low power VLSI (very large-scale integration) systems have increased many folds due to exponential growth of portable electronic devices like laptops; audio/video based multimedia and cellular communication devices. With rise in number of transistors on chip, power consumption of VLSI systems is also raising which further, adds to run time failures and reliability problems. Packaging and cooling mechanism become more complex and costly with excessive power consumption. Low power consumption is one of important design criteria for IC designers at all levels of design along with delay and area considerations. Faithful functionality of device at lowest supply voltage is also vital consideration.
Three major source of power consumption exists in CMOS VLSI circuits: 1) switching power due to charging and discharging of node capacitances, 2) short circuit power due to short current flow from power supply to ground with simultaneous functioning of p-network and n-networks, 3) Static power consumption due to leakage currents.
Power consumption of VLSI circuits can be reduced by scaling supply voltage and capacitance. With the reduction in supply voltage, problems of small voltage swing, insufficient noise margin and leakage current starts to instigate.
Addition of two binary numbers is fundamental and most frequently used arithmetic operation in microprocessors, digital signal processors (DSP), and application-specific integrated circuits (ASIC) etc. Single bit binary adders are significant building blocks in VLSI circuits and efficient implementation of these adders will affects the performance of entire system. In recent years different types of adder using various logic styles have been proposed in literature. Standard CMOS 28 transistor adder using pull up and pull-down networks having equal number of NMOS and PMOS transistors is reported in [1] . Complementary pass-transistor logic (CPL) with 32 transistors having better driving capability with high power consumption is reported in [2] .Transmission gate CMOS adder (TGA) based on transmission gates with 20 transistors is reported in [3] . Main disadvantage of TGA is that it requires double number of transistors than pass transistor logic for implementations same logic function. A transmission function full adder (TFA) is based on transmission function theory and used 16 transistors [4] . Multiplexer based adder (MBA) using 12 transistors with elimination of direct path to power supply reported in [5] . Static energy recovery full (SERF) adder with 10 transistors with reduced power consumption at the cost of large delay is presented in [6] . Another design with 10 transistors full adder by using XOR/XNOR gates also reported in [7] . A hybrid CMOS logic style adder with 22 transistors is reported [8] . In [9] a full adder using 22 transistors based on hybrid pass logic (HPSC) is presented. Full adder for embedded applications using three inputs XOR is reported in [10] . In [11] a 16 transistor full adder cell with XOR/XNOR, pass transistors and transmission gate is reported. The function of full adder is based on following two equations, A, B, C in are the three single bit inputs and generates two outputs of single bit Sum and C out , where:
Structured approach for implementation of single bit full adders [12] using XOR/XNOR is shown in Fig. 1 . With decomposition of full adder cell into smaller cells, equations (1) and equations (2) can be rewritten as A large number of reported full adder circuits have been implemented with XOR/XNOR gates and performance of these XOR/XNOR gate also affects the performance of adder circuits. The exclusive-OR (XOR) and exclusive-NOR (XNOR) gates are the basic building blocks of full adder circuits. The XOR/XNOR gate can be implemented using AND, OR, and NOT gates but shows high redundancy [1] . Optimized designs of these gates will certainly improve the performance of VLSI systems as these gates are used as sub block in larger arithmetic circuits. XNOR/XOR designs with reduced number of transistors having adequate performance levels are extremely useful for efficient implementation of the large system such as adders, multipliers etc. XOR gates based on eight transistors and six transistors have been used in [1] , [13] . Four transistors pass transistor based XOR gates with limitation of driving capability are reported in [14] . Various designs for XOR and XNOR gates using four transistors also presented in [7] , [15] , and [16] . Three inputs XOR design in place of two inputs is reported in [17] . XOR/XNOR design with ten transistors based on transmission gates is reported in [18] . XOR/XNOR circuits with dual feedback also reported in [19] , [20] .
At circuit level, an optimized design is necessary with reduced numbers of transistors, less power consumption and with adequate output voltage level. Here, in current work a new XOR gate with three transistors has been proposed. A new single bit full adder with 14 transistors based on proposed XOR gate and transmission gate multiplexer has been presented. The rest of paper is organized as follows: In Section II, a new 3 transistor XOR gate has been reported. Further, XOR/XNOR cell and a single bit full adder have been designed. In section III results of proposed single bit full adder designed in previous section have been presented and compared with earlier reported circuits. Section IV concludes the work.
II. SYSTEM DESCRIPTION
Proposed design for XOR with three transistors has been shown in Fig. 2 . In proposed XOR, gate lengths of all three transistors have been taken as 0.35µm. Widths (W n ) of NMOS transistor (N1) has been taken 0.5µm. Width (W p ) for PMOS transistors (P1 & P2) have been taken as 4µm. In proposed circuit when A=B=0 output is low because P1 and P2 transistor are on and logic 0 is passed to output. With input combination of A=0 and B=1 circuit show high output as transistor P2 is on while transistors N1 & P1 are off and high logic is passed to output node. In another case when A=1 and B=0, transistor P1 is on and high logic is passed to output node. In this case with A=1 transistor N1 also turns on and starts discharging the output node but the resistance of N1 has been made high by reducing its width. For acceptable output logic level for certain input combinations (W/L) ratios have been sized. Width of P1 and P2 has made large to reduce resistance while width of N1 is reduced for slow discharging. The voltage degradation due to threshold drop can be reduced by increasing W/L ratio of transistor of N1. The following equation [21] relates the threshold voltage with gate length and width of MOS transistor.
where V t0 is the zero bias threshold voltage, γ is bulk threshold coefficient, 0
t ox is the thickness of oxide and α l , α v and α w are the process dependent parameters. From (5) it is apparent that by increasing the W it is possible to reduce the voltage degradation. In last case when A=B=1, output node show low logic as transistor N1 is on, so proposed circuit works as XOR gate. The full adder circuit can be implemented by various combinations of XOR/XNOR gates and multiplexer blocks. In present approach as shown in block diagram of Fig. 4 (a) , we have used two XOR/XNOR cells and transmission gate multiplexer with four transistors to design the full adder.
Sum is generated by two XNOR gates as in equation (3) and Cout is generated by four transistor transmission gate multiplexer MUX as in equation (4). Two transistor multiplexers based on pass transistor logic can also be used to generate Cout which reduces the total transistor count of adder to 12. Since pass transistor logic shows poor noise margin so in current design transmission gate multiplexer approach has been utilized. current design both XOR and XNOR signals are already generated. The single bit full adder using proposed XOR/XNOR cell using 14 transistors has been implemented and shown in Fig. 4 
III. RESULTS AND DISCUSSIONS
Simulations have been performed using SPICE based on TSMC 0.35µm CMOS technology with supply voltage of 3.3V. Fig. 5 shows the input and output waveform results for proposed XOR and XNOR gate. Table-I Table II shows power consumption, output delay, output voltage levels for sum and carry of proposed 14 transistors (14T) adder. Proposed adder show power consumption of 655.6149 µW with maximum output delay of 0.11055ns. Noise margin of 3.2 V and 2.2V have been obtained for Sum and C out respectively with 3.3V power supply. Fig. 6 shows the input and output waveform results for proposed full adder circuit. Simulations also have been carried out with varying supply voltage to show its effects on power consumption & delay as shown in Table II . Fig. 7 show that power Adders reported in [3] , [4] , [8] , [9] , [11] have been simulated and comparison have been presented in Table-III. It has been shown that proposed adder show less power consumption as compared to TGA 20T [4] , 22T HPSC [9] and 22T hybrid [8] adder with less number of transistors. Proposed circuit also show superiority in terms of transistor count as compared to 16T [11] , 18T [3] adder with minor concession in power consumption. Number of transistors for design TGA20T [4] 1255.54 20 16T adder [11] 591.07 16 22T HPSC adder [9] 1533.9 22
18T [3] 617.23 18 22T hybrid adder [8] 1836.4 22
14T [present work] 655.614 14
IV. CONCLUSIONS
In reported work a new design for XOR gate with three transistors is proposed and single bit full adder based on XOR/XNOR gates using 14 transistors has been designed. Proposed adder shows power consumption of 655.614µW and maximum output delay of 0.11055ns with supply voltage of 3.3V. Simulation results show that proposed adder works properly with reduced supply voltage up to 1.8 V and show power dissipation of 132.003µW with maximum delay of 0.1655270ns. Proposed adder also show adequate noise margin with reduced supply voltage. Adder has been compared with earlier reported circuits and show less power consumption with reduced transistor count than earlier reported circuits.
